Home
last modified time | relevance | path

Searched refs:GRF_BASE (Results 1 – 12 of 12) sorted by relevance

/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pmu/
Dpmu.c834 mmio_write_32(GRF_BASE + GRF_SOC_CON4, CCI_FORCE_WAKEUP); in sys_slp_config()
907 iomux_status[i] = mmio_read_32(GRF_BASE + in suspend_apio()
909 pull_mode_status[i] = mmio_read_32(GRF_BASE + in suspend_apio()
930 mmio_write_32(GRF_BASE + GRF_GPIO3A_IOMUX, in suspend_apio()
932 mmio_write_32(GRF_BASE + GRF_GPIO3B_IOMUX, in suspend_apio()
934 mmio_write_32(GRF_BASE + GRF_GPIO3C_IOMUX, in suspend_apio()
938 mmio_write_32(GRF_BASE + GRF_GPIO3A_P, REG_SOC_WMSK | 0); in suspend_apio()
939 mmio_write_32(GRF_BASE + GRF_GPIO3B_P, REG_SOC_WMSK | 0); in suspend_apio()
940 mmio_write_32(GRF_BASE + GRF_GPIO3C_P, REG_SOC_WMSK | 0); in suspend_apio()
950 mmio_write_32(GRF_BASE + GRF_GPIO2A_IOMUX, in suspend_apio()
[all …]
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/pwm/
Dpwm.c34 val = mmio_read_32(GRF_BASE + GRF_GPIO4C_IOMUX); in disable_pwms()
40 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val); in disable_pwms()
43 val = mmio_read_32(GRF_BASE + GRF_GPIO4C_IOMUX); in disable_pwms()
49 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val); in disable_pwms()
114 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val); in enable_pwms()
121 mmio_write_32(GRF_BASE + GRF_GPIO4C_IOMUX, val); in enable_pwms()
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/gpio/
Drk3399_gpio.c172 val = mmio_read_32(GRF_BASE + GRF_GPIO2A_P + in get_pull()
231 mmio_write_32(GRF_BASE + GRF_GPIO2A_P + in set_pull()
361 mmio_read_32(GRF_BASE + GRF_GPIO2A_IOMUX + i * 4); in plat_rockchip_save_gpio()
370 mmio_write_32(GRF_BASE + GRF_GPIO2A_IOMUX + i * 4, in plat_rockchip_restore_gpio()
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/
Drk3368_def.h25 #define GRF_BASE 0xff770000 macro
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/pmu/
Dpmu.c218 val = mmio_read_32(GRF_BASE + GRF_GPIO2D_IOMUX); in rockchip_soc_system_off()
220 mmio_write_32(GRF_BASE + GRF_GPIO2D_IOMUX, val); in rockchip_soc_system_off()
468 sram_data.pmic_sleep_save = mmio_read_32(GRF_BASE + PMIC_SLEEP_REG); in rk3328_pmic_suspend()
471 mmio_write_32(GRF_BASE + PMIC_SLEEP_REG, BITS_WITH_WMASK(0, 0x3, 4)); in rk3328_pmic_suspend()
482 mmio_write_32(GRF_BASE + PMIC_SLEEP_REG, in rk3328_pmic_resume()
Dpmu.h71 #define CHECK_CPU_WFIE_BASE (GRF_BASE + GRF_CPU_STATUS(1))
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/
Drk3328_def.h30 #define GRF_BASE 0xff100000 macro
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/include/shared/
Daddressmap_shared.h39 #define GRF_BASE (MMIO_BASE + 0x07770000) macro
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/ddr/
Dddr_rk3368.c380 p_ddr_reg->phypllockaddr = GRF_BASE + GRF_SOC_STATUS0; in ddr_reg_save()
427 p_ddr_reg->grfregaddr = GRF_BASE + GRF_DDRC0_CON0; in ddr_reg_save()
428 p_ddr_reg->grfddrcreg = (mmio_read_32(GRF_BASE + GRF_DDRC0_CON0) & in ddr_reg_save()
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3328/drivers/soc/
Dsoc.c36 MAP_REGION_FLAT(GRF_BASE, GRF_SIZE,
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3368/drivers/soc/
Dsoc.c39 MAP_REGION_FLAT(GRF_BASE, GRF_SIZE,
/device/linaro/bootloader/arm-trusted-firmware/plat/rockchip/rk3399/drivers/dram/
Ddfs.c1817 mmio_write_32(GRF_BASE + GRF_DDRC1_CON1, in dram_low_power_config()
1824 mmio_write_32(GRF_BASE + GRF_DDRC0_CON1, in dram_low_power_config()
1870 mmio_write_32(GRF_BASE + GRF_SOC_CON(0), 0xffffffff); in dram_dfs_init()
1871 mmio_write_32(GRF_BASE + GRF_SOC_CON(1), 0xffffffff); in dram_dfs_init()
1872 mmio_write_32(GRF_BASE + GRF_SOC_CON(2), 0xffffffff); in dram_dfs_init()
1873 mmio_write_32(GRF_BASE + GRF_SOC_CON(3), 0xffffffff); in dram_dfs_init()
1874 mmio_write_32(GRF_BASE + GRF_SOC_CON(4), 0x70007000); in dram_dfs_init()