Home
last modified time | relevance | path

Searched refs:BIT_7 (Results 1 – 2 of 2) sorted by relevance

/device/linaro/bootloader/edk2/OptionRomPkg/UndiRuntimeDxe/
DE100b.h208 #define BIT_7 0x0080 macro
285 #define MDI_CR_COLL_TEST_ENABLE BIT_7 // Collision test enable
313 #define NWAY_AD_TX_HALF_DPX BIT_7 // TX Half Duplex capable
517 #define CFIG_EXT_LOOPBACK BIT_7
518 #define CFIG_EXT_PIN_LOOPBACK BIT_6 OR BIT_7
534 #define CFIG_CRS_CDT BIT_7
547 #define CFIG_FDX_PIN_ENABLE BIT_7
/device/linaro/bootloader/OpenPlatformPkg/Drivers/Net/MarvellYukonDxe/
Dif_mskreg.h190 #define BIT_7 (1 << 7) macro
308 #define PCI_EXT_PATCH_3 BIT_7
369 #define PCI_GAT_MAIN_PWR_N_AVAIL BIT_7 /* Main Power Not Available */
797 #define CS_ST_SW_IRQ BIT_7 /* Set IRQ SW Request */
811 #define PC_VAUX_ENA BIT_7 /* Switch VAUX Enable */
841 #define Y2_IS_PSM_ACK BIT_7 /* PSM Ack (Yukon Optima) */
926 #define Y2_STATUS_LNK2_INAC BIT_7 /* Status Link 2 inactiv (0 = activ) */
980 #define TST_FRC_DPERR_MR BIT_7 /* force DATAPERR on MST RD */
1065 #define TXA_ENA_FSYNC BIT_7 /* Enable force of sync Tx queue */
1101 #define BMU_FIFO_OP_ON BIT_7 /* FIFO Operational On */
[all …]